View AT7910E-14_9108602.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

a t 7910e spw - 10x spacewire router d atasheet features spacewire router logical to physical addressing translation priority management header deletion capability eight bidirectional spacewire links full duplex communication data rate from 2 up to 200 mbit /s in each direction two external interfaces dedicated input and output fifos 9 - bit wide interface configuration port read/write accesses to internal registers accessible from both the spacewire links (8 channels) and the external interfaces remote memory access protocol (rmap) support time code interface master/slave capability error/status interface operating range voltages 3v to 3.6v temperature - 55c to +125c maximum power consumption all spacewire links active at 200mbit/s : 4w radiation perfo rmance total dose tested successfully up to 300 krad (si) no single event latchup below a let of 80 mev/mg/cm2 esd better than 2000v quality grades qml - q or v with smd package: 196pins mqfpf mass: 12grams 7796g aero 0 2 /1 3
a t 7910 e [ d atasheet ] 7796g aero 02/13 2 description the spw - 10x spacewire routing swit ch is capable of connecting many nodes, providing a means of routing packets between the nodes connected to it. it comprises eight spacewire link interfaces and a routing matrix. the routing matrix enables packets arriving at one link interface to be trans ferred to and sent out of another link interface on the routing switch. the at7910e was designed by austrian aerospace (austria) and the university of dundee (scotland). it is manufactured using the seu hardened cell library from atmel mh1rt cmos 0.35m ra diation hardened sea of gates technology. for any technical question relative to the functionality of the at7910e please contact atmel technical support at assp - applab.hotline@nto.atmel.com . this document must be read in conjunction with the university of dundee spacewire router spw - 10x user manual available at www.atmel.com .
a t 7910 e [ d atasheet ] 7796g aero 02/13 3 table of contents 1. functional description ................................ ................................ ........ 4 1.1 spacewir e ports ................................ ................................ ............................... 5 1.2 external ports ................................ ................................ ................................ .... 5 1.3 configuration port ................................ ................................ ............................. 5 1.4 rout ing table ................................ ................................ ................................ ..... 5 1.5 routing control logic and crossbar ................................ ................................ .... 6 1.6 time code processing ................................ ................................ ...................... 6 1.7 control/status registers ................................ ................................ ................... 6 2. typical applications ................................ ................................ ........... 7 2.1 stand - alone router ................................ ................................ ............................ 7 2.2 node interface ................................ ................................ ................................ ... 7 2.3 embedded router ................................ ................................ .............................. 8 3. pll filter ................................ ................................ ........................... 9 4. lvds interface ................................ ................................ ................. 10 4.2 at7910e limitation ................................ ................................ ......................... 10 4.3 at7910e compatibility with lvds receiver standar ds ................................ ... 11 5. package information ................................ ................................ ........ 12 5.1 package outline ................................ ................................ .............................. 12 5.1.1 mqf pf 196 ................................ ................................ ...................... 12 5.2 pin description ................................ ................................ ................................ 14 5.3 electrical characteristics ................................ ................................ ................. 16 5.4 absolute maximum ratings ................................ ................................ ............ 16 5.5 dc electrical characteristics ................................ ................................ ........... 16 5.6 power consumption ................................ ................................ ......................... 16 5.7 ac electrical characteristics ................................ ................................ ........... 17 6. ordering information ................................ ................................ ........ 19 6.1 at7910e ordering codes ................................ ................................ ............... 19 7. revision history ................................ ................................ ............... 20
a t 7910 e [ d atasheet ] 7796g aero 02/13 4 1. functional description the spacewire router comprises the following functional logic blocks: eight spacewire bi - directional serial ports. two external parallel input/output ports each comprising an input fifo and an output fifo. a non - blocking crossbar switch connecting any input port to any output port. an internal configuration port accessible via the crossbar switch from the external parallel input/output port or the spacewire input/output ports. a routing table accessible via the configuration port which holds the logical address to output port mapping. control logic to control the operation of the switch, performing arbitra tion and group adaptive routing. control registers than can be written and read by the configuration port and which hold control information e.g. link operating speed. an external time - code interface comprising tick_in, tick_out and current tick count valu e internal status/error registers accessible via the configuration port external status/error signals a block diagram of the routing switch is given in the following figure: figure 1. spacewire router block diagram
a t 7910 e [ d atasheet ] 7796g aero 02/13 5 the at7910e provides a routing capability betwe en eight spacewire links according to the spacewire standard ecss - e - 50 - 12a. in addition for use as a node interface, the at7910e integrates other interfaces such as: external ports configuration port time - code interface control/status interface 1.1 spacewire p orts the spacewire router has eight bi - directional spacewire links each compliant with the spacewire standard ecss - e - 50 - 12a. each spacewire link is controlled by an associated link register and routing control logic. packets received on spacewire links are routed by the routing control logic to the configuration port, other spacewire link ports or the external fifo ports depending on the packet address. packets with invalid addresses are discarded by the spacewire router. the spacewire link status is r ecorded in the associated link register and error status is held by the router until cleared by a configuration command. 1.2 external ports the spacewire router has two bi - directional parallel fifo interfaces that can be used to connect the router to an exter nal host system. the external port fifo is two data characters deep. each fifo is written to or read from synchronously with the 30mhz system clock. an eight - bit data interface and an extra control bit for end of packet markers are provided by each exte rnal port fifo. packets received by the external port are routed by the routing control logic to the configuration port, spacewire link ports or the other external port depending on the packet address. packets with invalid addresses are discarded by the spacewire router. 1.3 configuration port the spacewire router has one configuration port which performs read and write operations to internal router registers. packets are routed to the configuration port when a packet with a leading address byte equal to z ero is received. the remote memory access protocol (rmap) is used to access the configuration port. if an invalid command packet is received then the error is flagged to an associated status register and the packet is discarded. 1.4 routing table the spacew ire router routing table is set by the router command packets to assign logical addresses to physical destination ports on the router. a group of destination ports can be set, in each routing table location, to enable group adaptive routing. when a pack et is received with a logical address the routing table is checked by the routing control logic and the packet is routed to the destination port when the port is ready. routing table locations are set to invalid at power on or at reset. the routing tabl e logical addresses can also be set to support high priority and header deletion. high priority packets are routed before low priority packets and header deletion of logical addresses can be used to support regional logical addressing. an invalid routing address will cause the packet to be spilled by the control logic.
a t 7910 e [ d atasheet ] 7796g aero 02/13 6 1.5 routing control logic and crossbar the routing control logic is responsible for arbitration of output ports, group adaptive routing and the crossbar switching. arbitration is performed when two or more source ports are requesting to use the same destination port. a priority based arbitration scheme with two priority levels, high and low, is used where high priority packets are routed before low priority packets. fair arbitration is performed on packets which have the same priority levels to ensure each packet gets equal access to the output port. group adaptive routing control selects one of a number of output ports for sending out the source packet. 1.6 time code processing an intern al time - code register is used in the router to allow the router to be a time - code master or a time - code slave. in master mode the time - code interface is used to provide a tick - in to the spacewire routing causing time - codes to be propagated through the ne twork. two modes of time master operation are supported, an automatic mode where a time - code is propagated on each external tick - in and a normal mode where the time - code is propagated dependent on the external time - in signal. in time - code slave mode a va lid received time - code, one plus the value of the router time - code register, causes a tick - out to be sent to the spacewire links and the external time - code interface. the time - code is propagated to all time - code ports except the port on which the time - code was received. if the time - code received is not one plus the value of the time - code register then the time - code register is updated but the tick - out is not performed. in this way, circular network paths do not cause a constant stream of time - codes to be se nt in a loop . 1.7 control/status registers the control and status registers in the spacewire router provide the means to control the operation of the router, set the router configuration and parameters or monitor the status of the device. the registers are ac cessed using rmap command packets receive d by the configuration port.
a t 7910 e [ d atasheet ] 7796g aero 02/13 7 2. typical applications the at7910e spacewire router is perfectly suited for development of applications requiring a standalone router, a terminal node with spacewire interface or a mixe d configuration of the two previous ones. 2.1 stand - alone router the at7910e spacewire router may be used as a stand - alone router with up to eight spacewire links connected to it. configuration of the routing tables etc. may be done by sending spacewire packe ts containing configuration commands to the router. figure 2 - 1. at7910e as spacewire router 2.2 node interface the spacewire router has two external ports which enable the device to be used as a node interface. the equipment to be connected to the spacewire network is attached to one or both external ports. one or more spacewire ports are used to provide the connection into the spacewire network. unused spacewire ports may be disabled and their outputs tri - stated to save power. in this arrangement configuration of the routing tables and other parameters may be done by sending configuration packets from the local host via an external port or from a remote network manager via a spacewire port.
a t 7910 e [ d atasheet ] 7796g aero 02/13 8 figure 2 - 2. at7910e as spacewire node interface 2.3 embedded router the spacewire router dev ice can also be used to provide a node with an embedded router. in this case the external ports are used to provide the local connections to the node and the spacewire ports are used to make connections to other ports in the network. figure 2 - 3. at7910e as embedded r outer
a t 7910 e [ d atasheet ] 7796g aero 02/13 9 3. pll filter the at7910e uses an internal pll to provide the base transmit clock signal for the spacewire interfaces. external components are required to implement the pll loop filter and to provide a bias for the pll vco. note that rvco, c and c0 are all connected to a quiet common ground track. dedicated decoupling capacitors are also required for the pll power supply. figure 3 - 1. pll filter and decoupling capacitors table 3 - 1. pll filter recommended components component value r 10kw 5%, ?w c 120pf, 5% c0 3.3 pf, 5% rvco 4.7kw for 100 - 150mhz operation 1.8kw for 150 - 200mhz operation table 3 - 2. pll decoupling capacitors component value cpll1 100nf, 5% cpll 2 10 f, 5%
a t 7910 e [ d atasheet ] 7796g aero 02/13 10 4. lvds interface the at7910e provides 8 spacewire link based on lvds ios that should comply wit h the eia - 644 standard requirements . the basic lvds interface consists in a single differential link interconnected between a transmiter and a receiver. such a link requires a termination resistor on the receiver side to allow high frequency transfer usa ge. the nominal resistor value for the termination resistor 100 ohms. lvds bidirectional communication principle figure 4 - 1. lvds interface principle caution: the at7910e doesnt embed the termination resistors on the receivers. 4.1 at7910e limitation due to mh1rt technology l imitation, the electrical parameters of the eia - 644 standard can not all be met on the trans mitt ers of the at7910e figure 4 - 2. output electrical characteristics table 4 - 1. at7910e lvds tx feature parameter tia/eia standard at7910e unit vos min 1125 800 mv vos max 1375 1568 mv vod min 247 247 mv vod max 454 550 mv deltavod 50 50 mv deltavos (dynamic) 150 200 mv voh vol vod gnd vos
a t 7910 e [ d atasheet ] 7796g aero 02/13 11 4.2 at7910e compatibility with lvds receiver standards the lvds driver produces a differential voltage across a 100 - load in the range of 247mv to 5 50 mv with a typical offset voltage of 1.2 v relative to ground. the recommended voltage applied to the lvds receiver is between ground and 2.4 v w ith a common mode range of 0.05 v to 2.35v. the receiver has a sensitivit y level of 100 mv to correctly a ssume the intended binary state. the lvds interconnecting media must be matched with the 100ohm termination resistor located at the inputs of the receiver. figure 4 - 3. transmitter to receiver electrical characteristics
a t 7910 e [ d atasheet ] 7796g aero 02/13 12 5. package i nformation 5.1 package outline 5.1.1 m qfp f 196 here is a presentation of the mechanical outline of the 196 pins ceramic quad flat pack (cqfp 196) package used for the at7910e. figure 5 - 1. mqfpf 196 package
a t 7910 e [ d atasheet ] 7796g aero 02/13 13 table 5 - 1. pin assignment pin assignment pin number name pin number name pin number name pin number name pin number name 1 vddb 41 vssb 81 sin - 7 121 extindata9_6 161 exttimein2 2 clk 42 vssa 82 sout - 7 122 extindata9_7 162 exttimein3 3 rst 43 vdda 83 sout+7 123 extindata9_8 163 exttimein4 4 testioe 44 vddb 84 vssb 124 extinfull9 164 exttimein5 5 teste 45 dout - 3 85 vddb 125 vssb 165 exttimein6 6 feedbdiv0 46 dout+3 86 dout - 7 126 vddb 166 exttimein7 7 vssa 47 din+4 87 dout+7 127 extinwrite9 167 selexttime 8 vdda 48 din - 4 88 din+8 128 extoutdata10_0 168 timectrrst 9 feedbdiv1 4 9 lvds_ref 89 din - 8 129 extoutdata10_1 169 exttickout 10 feedbdiv2 50 sin+4 90 sin+8 130 extoutdata10_2 170 exttimeout0 11 vssb 51 sin - 4 91 vssa 131 extoutdata10_3 171 exttimeout1 12 vddpll 52 sout - 4 92 vdda 132 extoutdata10_4 172 exttimeout2 13 vcobia s 53 sout+4 93 sin - 8 133 extoutdata10_5 173 exttimeout3 14 loopfilter 54 dout - 4 94 sout - 8 134 vssb 174 vssb 15 vsspll 55 dout+4 95 sout+8 135 vddb 175 vddb 16 vddb 56 vssa 96 dout - 8 136 extoutdata10_6 176 exttimeout4 17 din+1 57 vdda 97 dout+8 137 exto utdata10_7 177 exttimeout5 18 din - 1 58 vssb 98 vssb 138 extoutdata10_8 178 exttimeout6 19 sin+1 59 vddb 99 vddb 139 extoutempty10 179 exttimeout7 20 sin - 1 60 din+5 100 extoutdata9_0 140 vssa 180 statmuxaddr0 21 sout - 1 61 din - 5 101 extoutdata9_1 141 vdd a 181 statmuxaddr1 22 sout+1 62 sin+5 102 extoutdata9_2 142 extoutread10 182 statmuxaddr2 23 dout - 1 63 sin - 5 103 extoutdata9_3 143 extindata10_0 183 statmuxaddr3 24 dout+1 64 sout - 5 104 extoutdata9_4 144 extindata10_1 184 vssb 25 din+2 65 sout+5 105 vs sa 145 extindata10_2 185 vddb 26 din - 2 66 dout - 5 106 vdda 146 extindata10_3 186 statmuxout0 27 sin+2 67 dout+5 107 extoutdata9_5 147 extindata10_4 187 statmuxout1 28 sin - 2 68 din+6 108 vssb 148 extindata10_5 188 statmuxout2 29 vssb 69 din - 6 109 vddb 14 9 extindata10_6 189 vssa 30 vddb 70 sin+6 110 extoutdata9_6 150 extindata10_7 190 vdda 31 sout - 2 71 sin - 6 111 extoutdata9_7 151 extindata10_8 191 statmuxout3 32 sout+2 72 vssb 112 extoutdata9_8 152 extinfull10 192 statmuxout4 33 dout - 2 73 vddb 113 exto utempty9 153 extinwrite10 193 statmuxout5 34 dout+2 74 sout - 6 114 extoutread9 154 vssa 194 statmuxout6 35 din+3 75 sout+6 115 extindata9_0 155 vdda 195 statmuxout7 36 din - 3 76 dout - 6 116 extindata9_1 156 vssb 196 vssb 37 sin+3 77 dout+6 117 extindata9_ 2 157 vddb 38 sin - 3 78 din+7 118 extindata9_3 158 exttickin 39 sout - 3 79 din - 7 119 extindata9_4 159 exttimein0 40 sout+3 80 sin+7 120 extindata9_5 160 exttimein1
a t 7910 e [ d atasheet ] 7796g aero 02/13 14 5.2 pin description table 5 - 2. pin description signal name(1)(3) type(2) function buffer type v dda vddb vddpll 3.3v power for the device power vssa vssb vsspll ground for the device power lvdsref lvds power reference for the device power vcobias bias for the pll vco (rvco) loopfilter internal pll filter clk i system clock - provides the reference clock for all the at7910e modules except the spacewire interface receivers cmos3v3 rst * i asynchronous active low system reset cmos3v3 feedbdiv[2:0] i pll feedback divider configuration - set the internal pll output clock rate cmos3v3 dout+[1:8] dout - [1:8] o differential output pair - data part of data - strobe spacewire link 1 to 8. lvds+ lvds - sout+[1:8] sout - [1:8] o differential output pair - strobe part of data - strobe spacewire link 1 to 8. lvds+ lvds - din+[1:8] din - [1:8] i differ ential input pair - data part of data - strobe spacewire link 1 to 8. lvds+ lvds - sin+[1:8] sin - [1:8] i differential input pair - strobe part of data - strobe spacewire link 1 to 8. lvds+ lvds - extoutdata9[8:0] o output data from external port zero fifo . bit eight determines the data type data, eop or eep cmos3v3 extindata9[8:0] i input data from external port zero fifo. bit eight determines the data type data, eop or eep cmos3v3 extoutempty9 * o fifo ready signal for external output port zero. when high the fifo has data. when low the fifo is empty cmos3v3 extoutread9 * i asserted low to read from the external output port zero fifo. cmos3v3 extinfull9 * o fifo ready signal for external input port zero. when high there is space in the fifo so it can be written to. when low the fifo is full. cmos3v3 extinwrite9 * i asserted low to write to the external input port zero fifo. cmos3v3 extoutdata10[8:0] o output data from external port one fifo. bit eight determines the data type data, eop or eep cmos3v 3 extindata10[8:0] i input data from external port one fifo. bit eight determines the data type data, eop or eep cmos3v3 extoutempty10 * o fifo ready signal for external output port one. when high the fifo has data. when low the fifo is empty cmos3v3
a t 7910 e [ d atasheet ] 7796g aero 02/13 15 signal name(1)(3) type(2) function buffer type e xtoutread10 * i asserted low to read from the external output port one fifo. cmos3v3 extinfull10 * o fifo ready signal for external input port one. when high there is space in the fifo so it can be written to. when low the fifo is full. cmos3v3 extinwrite1 0 * i asserted low to write to the external input port one fifo. cmos3v3 exttickin i the rising edge of the ext_tick_in signal is used to indicate when a time - code is to be sent cmos3v3 exttimein[7:0] i ext_time_in(7:0) provides the value of the tim e - code to be distributed by the router cmos3v3 selexttime i if sel_ext_time is high on the rising edge of ext_tick_in the value on ext_time_in(7:0) is loaded into the internal time - code register and propagated by the router. cmos3v3 timectrrst i this sig nal causes the internal time - code counter to be reset to zero. cmos3v3 exttickout o the falling edge of ext_tick_out is used to indicated the reception of a time - code. cmos3v3 exttimeout[7:0] o received time - code value which is valid when ext_tick_out is asserted. cmos3v3 statmuxaddr[3:0] i select the error indication status signals to be output on stat_mux_out cmos3v3 statmuxout[7:0] i/o after reset the stat_mux_out pins are inputs which define the power on configuration status of the router. aft er the power on reset configuration of the router has been read from stat_mux_out the pins are driven as outputs by the router. cmos3v3 testen i shall be tied to ground cmos3v3 testioen i shall be tied to ground cmos3v3 notes: 1. groups of pins represent bu sses where the highest number is the msb. 2. o = output; i = input; i/o = input/output 3. xxx* = active low signal
a t 7910 e [ d atasheet ] 7796g aero 02/13 16 5.3 electrical characteristics 5.4 absolute maximum ratings table: absolute rating ltside supply voltage (vcc) . .. .............. .......... ..... ... .. ..... - 0. 5 v to +4v i/o voltage... - 0.5v to vcc+0.5v storage temperature (tstg) ....................................... .............. - 65 c to +150 c junction temperature (tj)....175 c junction to case thermal resistance (r th jc) ............................ .............5 c /w *notice: stresses at or above those listed under "absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. exposure to absolute maximum rating conditi ons for extended periods may affect device reliability 5.5 dc electrical characteristics table 5 - 3. 3.3v operating range dc characteristics parameter symbol min. max. unit conditions operating temperature - 55 125 operating voltage vcc 3.0 3.6 v input high voltage vih 2.0 v input low voltage vil 0.8 v output high voltage voh 2.4 v iol = 3, 6, 12ma / vcc = vcc(min) output low voltage vol 0.4 v ioh = 3, 6, 12ma / vcc = vcc(min) output short circuit c urrent ios 23 13 ma ma vout = vcc vout = gnd 5.6 power consumption maximum power consumption figures at vcc = 3.6v are presented in the following table. table 5 - 4. 3.3v power consumption operation mode power consumption [w] iccsb (1) - standby 1.8 iccop (2) - spacew ire links on 2.6 notes: 1. dynamic power with all interfaces active including external ports. 2. clock frequency @ 3.12mhz, all spw links active @3.12mbps, no data transfert.
a t 7910 e [ d atasheet ] 7796g aero 02/13 17 5.7 ac electrical characteristics the following table gives the worst case timings measured by atmel on the 3.0v to 3.6v operating range table 5 - 5. 3.3v operating range timings (1) parameter symbol min. max. unit propagation delay clk low to dout0 high tp0 16 ns propagation delay clk low to dout1 high tp1 16 ns propagation delay clk low to dout2 high tp 2 16 ns propagation delay clk low to dout3 high tp3 16 ns propagation delay clk low to dout4 high tp4 16 ns propagation delay clk low to dout5 high tp5 16 ns propagation delay clk low to dout6 high tp6 16 ns propagation delay clk low to dout7 hig h tp7 16 ns propagation delay clk low to dout0 low tp8 16 ns propagation delay clk low to dout1 low tp9 16 ns propagation delay clk low to dout2 low tp10 16 ns propagation delay clk low to dout3 low tp11 16 ns propagation delay clk low to dout4 l ow tp12 16 ns propagation delay clk low to dout5 low tp13 16 ns propagation delay clk low to dout6 low tp14 16 ns propagation delay clk low to dout7 low tp15 16 ns propagation delay clk low to sout0 high tp16 16 ns propagation delay clk low to so ut1 high tp17 16 ns propagation delay clk low to sout2 high tp18 16 ns propagation delay clk low to sout3 high tp19 16 ns propagation delay clk low to sout4 high tp20 16 ns propagation delay clk low to sout5 high tp21 16 ns propagation delay clk low to sout6 high tp22 16 ns propagation delay clk low to sout7 high tp23 16 ns propagation delay clk low to sout0 low tp24 16 ns propagation delay clk low to sout1 low tp25 16 ns propagation delay clk low to sout2 low tp26 16 ns propagation dela y clk low to sout3 low tp27 16 ns propagation delay clk low to sout4 low tp28 16 ns propagation delay clk low to sout5 low tp29 16 ns propagation delay clk low to sout6 low tp30 16 ns propagation delay clk low to sout7 low tp31 16 ns
a t 7910 e [ d atasheet ] 7796g aero 02/13 18 note: 1. the timing parameters presented in the above table are measured under production configuration (pll bypassed and test mode enabled). during normal operation (pll active and test mode disabled) the propagation delay is directly linked to the pll . then, the timing fi gures are not applicable under application conditions. for guaranteed timings refer to the switching characteristics section of the spw - 10x spacewire router user manual .
a t 7910 e [ d atasheet ] 7796g aero 02/13 19 6. ordering information 6.1 at 7910e ordering codes atmel ordering code package type te mperature range quality level at7910ekb - e mqfpf196 25c engineering sample 5962 - 09a0301qxc mqfpf196 - 55c to +125c qml_q 5962 - 09a0301vxc mqfpf196 - 55c to +125c qml_v 5962r09a0301vxc mqfpf196 - 55c to +125c qmlv - rha (*) according to atmel quality f low document 4288, see atmel web site
a t 7910 e [ d atasheet ] 7796g aero 02/13 20 7. revision history doc. rev. date comments b 02 - 20 09 corrected pinout error: pin 190 is vdda and not vssb. see table 1 on page 6. c 06 - 20 09 corrected iccop value.see table 7 - 3 on page 14 d 07 - 20 09 removing untested iccop value.see table 7 - 3 on page 14 e 07 - 20 09 smd part numbers added. f 08 - 20 09 remove atmel part numbers. g 02 - 20 13 template update addition of vos min/max addition of vod min/max
atmel cor poration 2325 orchard parkway san jose, ca 95131 usa tel: (+1)(408) 441 - 0311 fax: (+1)(408) 487 - 2600 www.atmel.com atmel asia limited unit 01 - 5 & 16, 19f bea tower, millennium city 5 418 kwun tong road kwun tong, kowloo n hong kong tel: (+852) 2245 - 6100 fax: (+852) 2722 - 1369 atmel munich gmbh business campus parkring 4 d - 85748 garching b. munich germany tel: (+49) 89 - 31970 - 0 fax: (+49) 89 - 3194621 atmel japan g.k. 16f shin - osaki kangyo building 1 - 6 - 4 osaki shinagawa - ku, to kyo 141 - 0032 japan tel: (+81)(3) 6417 - 0300 fax: (+81)(3) 6417 - 03 70 ? 201 2 atmel corporation. all rights reserved. / rev.: 7796g aero 0 2 /1 3 atmel?, atmel logo and combinations thereof, enabling unlimited poss ibilities?, and others are registered trademarks or trademarks of atmel corporation or its subsidiaries. other terms and product names may be trademarks of others. disclaimer: the information in this document is provided in connection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in the atmel terms and conditions of sales loc ated on the atmel website, atmel assumes no liability whatsoever and disclaims any express, implied or statutory warranty relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose , or non - infringement. in no event shall atmel be liable for any direct, indirect, consequential, punitive, special or incidental damages (including, without limitation, damages for loss and profits, business interruption, or loss of information) arising out of the use or inabil ity to use this document, even if atmel has been advised of the possibility of such damages. atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes t o specifications and products descriptions at any time without notice. atmel does not make any commitment to update the information contained herein. unless specifically provided o therwise, atmel products are not suitable for, and shall not be used in, aut omotive applications. atmel products are not intended, authorized, or warranted for use as components in applications intende d to support or sustain life.

▲Up To Search▲

Price & Availability of AT7910E-14

	To Download AT7910E-14 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .